INR

 


Opcode

Operand

Description

INR

R

M

Increment register or memory by 1

 

 

—  The contents of register or memory location are incremented by 1.

—  The result is stored in the same place.

—  If the operand is a memory location, its address is specified by

the contents of H-L pair.

—  Example: INR B or INR M

Comments

Post a Comment

Popular posts from this blog

SIM

Image
  Opcode Operand Description SIM None Set Interrupt Mask     —    This is a multipurpose instruction and used  to  implement   the   8085   interrupts   7.5,   6.5,   5.5,   and   serial data   output. —    The   instruction   interprets   the   accumulator   contents   as  follows. —    Example:   SIM    
Read more

RIM

Image
  Opcode Operand Description RIM None Read Interrupt Mask     —    This   is   a   multipurpose   instruction   used   to   read   the status   of   interrupts   7.5,   6.5,   5.5   and   read   serial   data input   bit. —    The   instruction   loads   eight   bits   in   the   accumulator  with the  following   interpretations. —    Example:   RIM  
Read more

MVI

  Opcode Operand Description MVI Rd, Data M, Data Move immediate 8-bit     —    The   8-bit   data   is   stored   in   the   destination   register   or  memory.   —    If the   operand   is   a   memory   location,   its   location   is specified  by  the  contents  of the H-L   registers.   —    Example:  MVI A,   57H —     MVI M,   57H
Read more